

IN THE CLAIMS

Please cancel claims 4-5, 12, 18, and 23-24 without prejudice.

Please amend claim 21 and the first instance of original claim no. 16 as follows below.

The following listing of claims replaces all prior versions, and listings, of claims in the application:

Marked-up Listing of Claims

1 1. (Original) A processor comprising:
2 a protected execution unit to process instructions;
3 a check unit to detect an error associated with processed
4 instructions; and
5 a replay queue to issue instructions to the protected
6 execution unit for processing, track the issued instructions,
7 and reissue selected issued instructions when the check unit
8 detects an error.

1 2. (Original) The processor of claim 1, wherein
2 instructions are flushed from the execution unit when the check
3 unit indicates an error.

1 3. (Original) The processor of claim 1, wherein the
2 replay queue includes first and second pointers to indicate a
3 next instruction to issue and a next instruction to retire.

1 4. (Cancelled)

1 5. (Cancelled)

1 6. (Original) The processor of claim 1, wherein the
2 execution units operate in lock step when the processor is in a
3 high reliability mode and the execution units independently when
4 the processor is in a high performance mode.

1 7. (Original) The processor of claim 1, wherein the
2 processor implements a recovery algorithm if an instruction that
3 triggers a replay generates a mismatch when it is replayed.

1 8. (Original) A method for executing instructions
2 with high reliability, comprising:
3 storing an instruction temporarily in a replay buffer;
4 issuing the instruction to a protected execution unit;
5 checking results generated by the instruction in the
6 protected execution unit; and
7 reissuing the instruction to the protected execution unit
8 if an error is indicated.

1 9. (Original) The method of claim 8, wherein issuing
2 the instruction comprises:
3 staging the instruction to the protected execution unit;
4 and
5 adjusting a first flag in the buffer to indicate the
6 instruction has been issued.

1 10. (Original) The method of claim 8, wherein
2 adjusting the first flag comprises setting a first pointer to
3 indicate a buffer slot in which the issued instruction is
4 stored.

1 11. (Original) The method of claim 10, further
2 comprising setting a second pointer to indicate a buffer slot in
3 which a next instruction to retire is stored.

1 12. (Cancelled)

1 13. (Original) The method of claim 8, further
2 comprising retiring the instruction when no error is indicated.

1 14. (Original) The method of claim 13, wherein
2 retiring the instruction comprises:
3 adjusting a second pointer to indicate the instruction has
4 retired; and
5 updating an architectural state data with the result
6 generated by the instruction.

1 15 [[16]]. (Currently Amended) A computer system
2 comprising:
3 a processor that includes:
4 a protected execution unit to execute instructions in
5 a manner that facilitates soft error detection;
6 a check unit to monitor the protected execution unit
7 and to generate a signal when an error is indicated;
8 a replay unit to provide instructions to the protected
9 execution unit, track the instructions until they are
10 retired, and replay selected instructions when the check
11 unit indicates an error; and
12 a storage structure to provide a recovery algorithm to the
13 processor when replay of selected instructions does not
14 eliminate the mismatch.

1 16. (Original) The computer system of claim 15,
2 wherein the replay unit includes first and second pointers to
3 indicate a next instruction to issue and a next instruction to
4 retire, respectively.

1 17. (Original) The computer system of claim 16,
2 wherein the execution units are flushed prior to the replay when
3 an error is indicated.

1 18. (Cancelled)

1 19. (Original) The computer system of claim 16,
2 wherein the storage structure is a non-volatile memory
3 structure.

1 20. (Original) The computer system of claim 15,
2 wherein the protected execution unit comprises first and second
3 execution units and the replay unit provides identical
4 instructions to the first and second execution units.

1 21. (Currently Amended) A processor comprising:
2 first and second execution cores to process identical
3 instructions in lock step, each execution core including a
4 replay unit to track instructions that have yet to retire;
5 and [[.]]
6 a check unit to compare instructions results generated
7 by the execution cores and to trigger the replay unit to
8 re-steer the first and second execution cores to an
9 instruction when the instruction results generate a
10 mismatch.

1 22. (Original) The processor of claim 21, wherein each
2 replay unit includes buffer slots to store instructions for
3 execution and first and second pointers to indicate a next
4 instruction to issue and a next instruction to retire,
5 respectively.

1 23. (Cancelled)

1 24. (Cancelled) .